mirror of
https://github.com/ashinn/chibi-scheme.git
synced 2025-05-18 21:29:19 +02:00
af60b8d937
Native code implementing bytevector accessors uses the following access
pattern:
*(intNN_t*)(base+offset)
This can result in so called "unaligned memory access" if the offset is
not a multiple of 2, 4, 8, or if the base address has not been allocated
at an aligned address (unlikely).
Most popular modern architectures--x86 and ARMs--allow unaligned memory
accesses on the instruction level but they are typically performed a bit
slower than properly aligned accesses.
On the other hand, there are architectures which do not allow unaligned
memory accesses. Each load or store of a value longer than 1 byte should
use properly aligned address on those architectures. That is, u16 should
be loaded from even addresses, s32 should only be stored at an address
which is a multiple of 4, and f64 (aka double) can be located only at
addresses which are multiple of 8. If the address is not aligned, CPU
raises an exception which typically results in the process being killed
by the operating system with a SIGBUS signal.
SPARC is one of those architectures which are strict with alignment. The
current access pattern in bytevector native code can result in unaligned
accesses, which in turn results in crashes. This issue has been found in
this way: Chibi test suite includes some tests for unaligned accesses
and it failed on SPARC.
In order to avoid unaligned accesses, loads and stores need to be
performed a bit differently, doing 'type punning' in a safe way, not
just casting pointers which breaks strict aliasing rules.
The most portable and efficient way to do this is to use memcpy().
Compilers know about this trick and generate very efficient code here,
avoiding the function call and using the most efficient instructions.
(Obviously, only when optimizations are enabled.)
That is, given
static inline uint32_t ref_u32(const void* p) {
uint32_t v;
memcpy(&v, p, sizeof(v));
return v;
}
on x86 this will be compiled into a single "movl" instruction because
x86 allows unaligned accesses, similar with ARM where this becomes
a single "ldr" instruction. However, on RISC-V--another platform with
strict alignment rules--this code compiles into 4 "lbu" instructions
fetching 4 bytes, then some more arithmetic to stitch those bytes into
a single 32-bit value.
|
||
|---|---|---|
| .. | ||
| char | ||
| mapping | ||
| time | ||
| vector | ||
| base.sld | ||
| bitwise.sld | ||
| box.sld | ||
| bytevector-test.sld | ||
| bytevector.sld | ||
| bytevector.stub | ||
| case-lambda.sld | ||
| char.sld | ||
| charset.sld | ||
| comparator.sld | ||
| complex.sld | ||
| cxr.scm | ||
| cxr.sld | ||
| define-values.scm | ||
| digit-value.scm | ||
| division.scm | ||
| division.sld | ||
| ephemeron.sld | ||
| eval.sld | ||
| extras.scm | ||
| file.sld | ||
| fixnum.sld | ||
| flonum.sld | ||
| generator.sld | ||
| hash-table.sld | ||
| ideque.sld | ||
| ilist.sld | ||
| inexact.scm | ||
| inexact.sld | ||
| lazy.sld | ||
| list-queue.sld | ||
| list.sld | ||
| load.sld | ||
| lseq.sld | ||
| mapping.sld | ||
| misc-macros.scm | ||
| process-context.sld | ||
| r5rs.sld | ||
| read.sld | ||
| red.sld | ||
| regex.sld | ||
| repl.sld | ||
| rlist.sld | ||
| set.sld | ||
| show.sld | ||
| small.sld | ||
| sort.sld | ||
| stream.sld | ||
| text.sld | ||
| time.c | ||
| time.sld | ||
| vector.sld | ||
| write.sld | ||