mirror of
https://git.planet-casio.com/Lephenixnoir/fxsdk.git
synced 2024-12-29 13:03:37 +01:00
25db504c22
Almost-complete implementation of fxos, the disassembler in particular is now able to detect syscalls and register addresses on the fly, plus support for SH4-only instructions.
114 lines
2.4 KiB
Text
114 lines
2.4 KiB
Text
# T6K11 interface
|
|
0xb4000000 T6K11.REG
|
|
0xb4010000 T6K11.DATA
|
|
|
|
# Exception handling
|
|
0xff000020 TRA
|
|
0xff000024 EXPEVT
|
|
0xff000028 INTEVT
|
|
0xff2f0004 EXPMASK
|
|
|
|
# Memory Management Unit
|
|
0xff000000 MMU.PTEH
|
|
0xff000004 MMU.PTEL
|
|
0xff00000c MMU.TEA
|
|
0xff000010 MMU.MMUCR
|
|
0xff000034 MMU.PTEA
|
|
0xff000070 MMU.PASCR
|
|
0xff000078 MMU.IRMCR
|
|
|
|
# Interrupt controller
|
|
0xa4140000 INTC.ICR0
|
|
0xa414001c INTC.ICR1
|
|
0xa4140010 INTC.INTPRI00
|
|
0xa4140024 INTC.INTREQ00
|
|
0xa4140044 INTC.INTMSK00
|
|
0xa4140064 INTC.INTMSKCLR00
|
|
0xa41400c0 INTC.NMIFCR
|
|
0xa4700000 INTC.USERIMSK
|
|
0xa4080000 INTC.IPRA
|
|
0xa4080004 INTC.IPRB
|
|
0xa4080008 INTC.IPRC
|
|
0xa408000c INTC.IPRD
|
|
0xa4080010 INTC.IPRE
|
|
0xa4080014 INTC.IPRF
|
|
0xa4080018 INTC.IPRG
|
|
0xa408001c INTC.IPRH
|
|
0xa4080020 INTC.IPRI
|
|
0xa4080024 INTC.IPRJ
|
|
0xa4080028 INTC.IPRK
|
|
0xa408002c INTC.IPRL
|
|
0xa4080080 INTC.IMR0
|
|
0xa4080084 INTC.IMR1
|
|
0xa4080088 INTC.IMR2
|
|
0xa408008c INTC.IMR3
|
|
0xa4080090 INTC.IMR4
|
|
0xa4080094 INTC.IMR5
|
|
0xa4080098 INTC.IMR6
|
|
0xa408009c INTC.IMR7
|
|
0xa40800a0 INTC.IMR8
|
|
0xa40800a4 INTC.IMR9
|
|
0xa40800a8 INTC.IMR10
|
|
0xa40800ac INTC.IMR11
|
|
0xa40800b0 INTC.IMR12
|
|
0xa40800c0 INTC.IMCR0
|
|
0xa40800c4 INTC.IMCR1
|
|
0xa40800c8 INTC.IMCR2
|
|
0xa40800cc INTC.IMCR3
|
|
0xa40800d0 INTC.IMCR4
|
|
0xa40800d4 INTC.IMCR5
|
|
0xa40800d8 INTC.IMCR6
|
|
0xa40800dc INTC.IMCR7
|
|
0xa40800e0 INTC.IMCR8
|
|
0xa40800e4 INTC.IMCR9
|
|
0xa40800e8 INTC.IMCR10
|
|
0xa40800ec INTC.IMCR11
|
|
0xa40800f0 INTC.IMCR12
|
|
|
|
# Direct Memory Access Controller: TODO
|
|
|
|
# Reset and power-down modes
|
|
0xa4150020 POWER.STBCR
|
|
0xa4150030 POWER.MSTPCR0
|
|
0xa4150034 POWER.MSTPCR1
|
|
0xa4150038 POWER.MSTPCR2
|
|
0xa4150040 POWER.BAR
|
|
|
|
# Real-Time Clock
|
|
0xa465fec0 RTC.R64CNT
|
|
0xa465fec2 RTC.RSECCNT
|
|
0xa465fec4 RTC.RMINCNT
|
|
0xa465fec6 RTC.RHRCNT
|
|
0xa465fec8 RTC.RWKCNT
|
|
0xa465feca RTC.RDAYCNT
|
|
0xa465fecc RTC.RMONCNT
|
|
0xa465fece RTC.RYRCNT
|
|
0xa465fed0 RTC.RSECAR
|
|
0xa465fed2 RTC.RMINAR
|
|
0xa465fed4 RTC.RHRAR
|
|
0xa465fed6 RTC.RWKAR
|
|
0xa465fed8 RTC.RDAYAR
|
|
0xa465feda RTC.RMONAR
|
|
0xa465fedc RTC.RCR1
|
|
0xa465fede RTC.RCR2
|
|
0xa465fee0 RTC.RYRAR
|
|
0xa465fee4 RTC.RCR3
|
|
|
|
# User Break Controller
|
|
0xff200000 UBC.CBR0
|
|
0xff200004 UBC.CRR0
|
|
0xff200008 UBC.CAR0
|
|
0xff20000c UBC.CAMR0
|
|
0xff200020 UBC.CBR1
|
|
0xff200024 UBC.CRR1
|
|
0xff200028 UBC.CAR1
|
|
0xff20002c UBC.CAMR1
|
|
0xff200030 UBC.CDR1
|
|
0xff200034 UBC.CDMR1
|
|
0xff200038 UBC.CETR1
|
|
0xff200600 UBC.CCMFR
|
|
0xff200620 UBC.CBCR
|
|
|
|
# RCLK Watchdog Timer
|
|
0xa4520000 RWDT.RWTCNT
|
|
0xA4520004 RWDT.RWTCSR
|