Fcalva/gint
1
0
Fork 0
mirror of https://git.planet-casio.com/Lephenixnoir/gint.git synced 2025-04-04 09:37:10 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions

cpg: fix incorrect access size to SDMR3_CL2 and SDMR3_CL3

Browse source
This commit is contained in:
Lephenixnoir 2025-03-11 15:32:37 +01:00 • committed by Chen-Zhanming
parent 66f173bd11
commit 302aeb5cdf
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/cpg/overclock.c
View file

@ -21,8 +21,8 @@
// Low-level clock speed access // Low-level clock speed access
//--- //---
#define SH7305_SDMR3_CL2 ((volatile uint8_t *)0xFEC15040) #define SH7305_SDMR3_CL2 ((volatile uint16_t *)0xFEC15040)
#define SH7305_SDMR3_CL3 ((volatile uint8_t *)0xFEC15060) #define SH7305_SDMR3_CL3 ((volatile uint16_t *)0xFEC15060)
//--- //---
// Predefined clock speeds // Predefined clock speeds