Fcalva/gint
1
0
Fork 0
mirror of https://git.planet-casio.com/Lephenixnoir/gint.git synced 2024-12-29 13:03:36 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

ubc: add a global lock to inform if a UBC break is being handled

Browse source
This commit is contained in:
redoste 2023-05-27 18:59:24 +02:00
parent 21ff5c1d53
commit 33dae5d218
No known key found for this signature in database
2 changed files with 20 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
include/gint/ubc.h
View file

@ -27,6 +27,10 @@ void ubc_debug_handler(gdb_cpu_state_t* cpu_state);
the UBC is reached. */ the UBC is reached. */
void ubc_set_debug_handler(void (*h)(gdb_cpu_state_t*)); void ubc_set_debug_handler(void (*h)(gdb_cpu_state_t*));
/* ubc_dbh_lock: Lock set by ubc_dbh() when a UBC break is currently being
handled. */
extern uint8_t ubc_dbh_lock;
/* UBC Breakpoint types */ /* UBC Breakpoint types */
typedef enum { typedef enum {
UBC_BREAK_BEFORE, /* Break before the instruction is executed */ UBC_BREAK_BEFORE, /* Break before the instruction is executed */

16
src/ubc/ubc.S
View file

@ -39,6 +39,11 @@ _ubc_dbh:
stc.l R1_BANK, @-r15 stc.l R1_BANK, @-r15
stc.l R0_BANK, @-r15 stc.l R0_BANK, @-r15
/* We set the ubc_dbh_lock before enabling interrupts */
mov.l .ubc_dbh_lock, r0
mov #1, r1
mov.b r1, @r0
/* Enable interrupts and switch register bank /* Enable interrupts and switch register bank
Original SR is kept in r8 */ Original SR is kept in r8 */
stc sr, r8 stc sr, r8
@ -55,6 +60,12 @@ _ubc_dbh:
/* Restore original SR to access the correct register bank */ /* Restore original SR to access the correct register bank */
ldc r8, sr ldc r8, sr
/* We can release the ubc_dbh_lock now that interrupts have been
disabled */
mov.l .ubc_dbh_lock, r0
mov #0, r1
mov.b r1, @r0
ldc.l @r15+, R0_BANK ldc.l @r15+, R0_BANK
ldc.l @r15+, R1_BANK ldc.l @r15+, R1_BANK
ldc.l @r15+, R2_BANK ldc.l @r15+, R2_BANK
@ -83,7 +94,12 @@ _ubc_dbh:
.align 4 .align 4
.handler: .long _ubc_debug_handler .handler: .long _ubc_debug_handler
.ubc_dbh_lock: .long _ubc_dbh_lock
.sr_mask: .long ~0x300000f0 /* IMASK = 0 : mask no interrupts .sr_mask: .long ~0x300000f0 /* IMASK = 0 : mask no interrupts
BL = 0 : do not block interrupts BL = 0 : do not block interrupts
RB = 0 : use register BANK0 RB = 0 : use register BANK0
*/ */
.data
.global _ubc_dbh_lock
_ubc_dbh_lock: .byte 0