Fcalva/gint
1
0
Fork 0
mirror of https://git.planet-casio.com/Lephenixnoir/gint.git synced 2024-12-28 04:23:36 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

cpu: also save rN_bank registers at startup/exit

Browse source 
These are at least used on the CP to hold OS-related interrupt handler
pointers (to handling routines).
This commit is contained in:
Lephe 2024-05-25 17:58:57 +02:00
parent 5b16888d9d
commit e3105701d9
No known key found for this signature in database
GPG key ID: 1BBA026E13FC0495
2 changed files with 19 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
include/gint/drivers/states.h
View file

@ -28,6 +28,7 @@ typedef struct {
uint32_t SR;
uint32_t VBR;
uint32_t CPUOPM;
uint32_t rN_bank[8];
} cpu_state_t;
/* Direct Memory Access controller (see dma/dma.c) */

18
src/cpu/cpu.c
View file

@ -45,6 +45,15 @@ static void hsave(cpu_state_t *s)
s->CPUOPM = cpu_getCPUOPM();
s->SR = cpu_getSR().lword;
}
__asm__("stc r0_bank, %0" : "=r"(s->rN_bank[0]));
__asm__("stc r1_bank, %0" : "=r"(s->rN_bank[1]));
__asm__("stc r2_bank, %0" : "=r"(s->rN_bank[2]));
__asm__("stc r3_bank, %0" : "=r"(s->rN_bank[3]));
__asm__("stc r4_bank, %0" : "=r"(s->rN_bank[4]));
__asm__("stc r5_bank, %0" : "=r"(s->rN_bank[5]));
__asm__("stc r6_bank, %0" : "=r"(s->rN_bank[6]));
__asm__("stc r7_bank, %0" : "=r"(s->rN_bank[7]));
}
static void hrestore(cpu_state_t const *s)
@ -55,6 +64,15 @@ static void hrestore(cpu_state_t const *s)
cpu_setCPUOPM(s->CPUOPM);
cpu_setSR((cpu_sr_t)s->SR);
}
__asm__("ldc %0, r0_bank" :: "r"(s->rN_bank[0]));
__asm__("ldc %0, r1_bank" :: "r"(s->rN_bank[1]));
__asm__("ldc %0, r2_bank" :: "r"(s->rN_bank[2]));
__asm__("ldc %0, r3_bank" :: "r"(s->rN_bank[3]));
__asm__("ldc %0, r4_bank" :: "r"(s->rN_bank[4]));
__asm__("ldc %0, r5_bank" :: "r"(s->rN_bank[5]));
__asm__("ldc %0, r6_bank" :: "r"(s->rN_bank[6]));
__asm__("ldc %0, r7_bank" :: "r"(s->rN_bank[7]));
}
gint_driver_t drv_cpu = {